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 Qucs-S and QucsStudio compact device modelling and simulation features
 QucsStudio and Qucs-S: a combined modelling and simulation package
 QucsStudio Verilog-A module development: facilities and properties
 Built in Verilog-A modules: CMC and others
 Equation-Defined Device (EDD) modelling: principles and application
 Qucs-S Verilog-A module synthesis: facilities and link to QucsStudio
 The Verilog-A Equation-Defined Device (VAEDD): structure and properties
 Enhanced QucsStudio compact device modelling and simulation
 Enhanced Qucs-S/Xyce behavioural EDD modelling
 Onwards to the next generation package
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QucsStudio and Qucs-S
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QucsStudio and Qucs-S

















Click to display generated C++ code
“Turn-Key” system
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Verilog-A Development




Pass symbol parameter values
to “user compiled model” via
name = name construction.
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Built in Verilog-A modules
QucsStudio
Standard SPICE models:
Diode, BJT, MOSFET, JFET
and MESFET





Diode, BJT, MOSFET, JFET and MESFET
CMC and other models:
BJT – VBIC 1.3, FBH HBT_X, HICUML0/L2,
MEXTRAM.
MOSFET – BSIM3, BSIM4, BSIM6, BSIM_SOI,
BSIM_CMG, MVS,  PSP
Verilog-A ADMS generated models
Windows “turn key” ADMS Verilog-A
module development system
The Windows serial (single processor) version of Xyce
is compiled under Cygwin64 using static libraries.
Hence, a “turn key” Verilog-A  module development
system is NOT implemented.
CMC = Compact Modelling Coalition
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Equation-Defined Devices
Qucs-S: 20 two port terminals max.QucsStudio: 8 two port
Terminals max.
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Equation-Defined Devices
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EKV 2.6 Id/Vd Example
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EKV 2.6 Example-dynamic charge
12 of 32Mike Brinson ESSCIRC/ESSDERC 2020, Grenoble, France
EKV 2.6 intrinsic and extrinsic models
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Verilog-A module synthesis
Qucs-0.0.22-S includes a GPL Verilog-A synthesis tool for compact device modeling.
⚫ The Verilog-A synthesizer is a fully working version of this open source ECAD tool,
⚫ Verilog-A device/subcircuit models can be synthesized from the following built in components:
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Verilog-A module synthesis
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Verilog-A module synthesis
Internal nodes - two I(xx) <+ …  contributions per EDD equation
External nodes- one I(yy) <+ … contribution per node pair.
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Verilog-A module synthesis
Only one I(yy) <+ …
contribution per
external node pair
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Verilog-A Equation-Defined Devices
❑ Simulation of complex EDD
compact models can be very slow.
❑ Constructing complex Verilog-A models
often requires considerable time and
effort.
❑ Introduce a compromise: construct a
compact device model from a mixture
of EDD blocks and very simple Verilog-A
modules where each Verilog-A module models
at most two or three EDD equations.
These simplified Verilog-A blocks are called Verilog-A Equation-Defined
devices or VAEDD
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VAEDD Example
One or more VAEDD blocks
can be mixed with EDD to
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QucsStudio 3.3.2
QucsStudio 3.3.2 was released on the 15 July 2020 two years after version 2.5.7.
New features: NOT in any specific order
❑ EM field simulation using openEMS,
❑ New diagram: equation,
❑ HICUM L0 model implemented,
❑ Improved random-number generation,
❑ Smith chart: enable impedance and admittance circles,
❑ New document type: PCB layout,
❑ Differentiate name.i and name.v in simulator equations,
❑ Complex source and load impedance possible in matching dialogue.
Plus others and many bug fixes
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Enhanced QucsStudio features
❑ This package has reached an advanced stage of development in that it 
offers an almost complete set of circuit simulation routines covering the d.c.
to transient domains with significant additions beyond SPICE 3f5, like multi-
tone Harmonic Balance analysis, Monte Carlo analysis, parameter sweep, 
multi-port S parameter and noise simulation, optimization and system 
simulation.
❑ Full "turn-key" Verilog-A compact modelling is also offered via the ADMS 
software.
❑ In terms of  development QucsStudio is particularly interesting in that it is 
the first of the Qucs series of circuit simulators to introduce interactive 
animation as a tool for advanced circuit simulation.
❑ QucsStudio allows one or more parameter values to be simultaneously 
controlled by sliders. 
❑ With the computational power of a modern PC changes in simulation output 
data can be observed as movements in plotted curves as the sliders are 
moved.









a.c. control Icon and 
measured data Icons
Measured data and 
simulation  output
visualization
A simple RC low pass passive 
filter example showing an 
advanced test bench schematic
with a computer controlled transfer 
function measurement system 
where the measured output data 
is converted from CSV format to 
Qucs simulation control ICONS.
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Three parameter optimization (Bf, Is, Vaf ) with parallel IC/Vce BJT test bench using a single Vce parameter       
sweep and (1) Ib=200u, PricM measured Ic data and (2) Ib= 400u, Pric1M measured Ic data. 
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Enhanced QucsStudio features
EM field simulation using openEMS: 1.5 GHz bandpass filter  (imported from HyperLynx file by Koen 
De Vleeschauwer).    Example developed by Dr M. Margraf as part of the Qucs-Studio 3.3.2 release.
Open EMS simulated response
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Enhanced Qucs-S/Xyce features
Xyce 7.1  was released on 8 June 2020.
Plus others and many bug fixes
New features: NOT in any specific order
❑ Non-linear solution dependent capacitors
Cap1 1 2 q= {ca*(c1*v1*ln(cosh((v(1,2)-v0)/v1)+c0*v(1,2))}, or
Cap1 1 2 c= {ca*(c0+c1*tanh((v(1,2)-v0)/v1))}, where both forms are 
implemented to ensure charge conservation,
❑ C-style ternary conditional operator,
❑ .LIN  transfer analysis and extraction of S, Y and Z parameters from a general 
multiport network,
❑ .SAMPLING : calculates a full analysis (.DC, .TRAN, .AC etc.) over a distribution 
of parameter values,
❑ Sweep loops can now use .DATA command
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Enhanced Qucs-S/Xyce features
Adding new Xyce features to Qucs-S.
❑ These Xyce specific icons allow new features to be placed on a  circuit 
schematic and interpreted during simulation.
❑ Qucs-S has in fact a two level GUI system; items common to SPICE 3f5, 
and other equivalent simulators, operate via built-in Icons or a XYCE 
script, while the less used or recently added features, can only be 
accessed via a XYCE script.
❑ For example, since 2018 approximately 20 important additions to Xyce
functionality have been implemented, including Monte Carlo analysis and  
Lattice Hypercube sampling via a new .SAMPLING feature, transient 
simulation direct sensitivity analysis that supports .FOUR, .LIN for S
parameter multiport analysis with Y and Z output data in Touchstone 
level 1 and level 2 format, and a new charge expression variant for 
capacitors that is similar to the EDD branch charge implementation.
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Enhanced Qucs-S/Xyce features
A Xyce SPICE style tunnel diode compact model with a test bench for 
investigating the effects of stepped device parameters
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Enhanced Qucs-S/Xyce features
Much improved SPICE style
behavioral modelling facilities
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Enhanced Qucs-S/Xyce features
Ids versus Vds output characteristics generated by .DC scan using
parallel test circuits with fixed values of Vgs
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Future Qucs-S/Xyce changes
❑ Xyce 7.0/7.1 and beyond: Improved mixed-signal interface via the Verilog Procedural 
Interface (VPI); Increased Verilog-A simulation speeds; bug fixes (.MEASURE, .AC
etc); Improved simulation data output. Current and future Verilog-A developments:
Xyce/ADMS compiler modified to use analytic derivatives, new Xyce XML templates.
Possible future Verilog-A additions – full implementation of ddx function and a new
non-ADMS-based model compiler !.
❑ Tighter linking between QucsStudio/Qucs-S, Verilog-A/Xyce and device/circuit
parameter measurements via an Octave “Toolkit”.  
❑ Introduction of multi-physics modelling via links to OPENMODELLICA: simulation of
real world systems built from non-electrical and electrical components.
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Summary
❑ Low-cost high-performance PC engineering workstations have encouraged the development 
of compact device modelling and circuit simulation tools centered on a high-resolution graphics 
interface for schematic drawing, simulation control and output data visualization. This 
presentation outlined the capabilities of the Qucs/Qucs-S and QucsStudio series of circuit
simulators and modelling tools.
❑ These tools allow interactive prototyping of compact device models and their testing using 
Qucs/QucsStudio and Qucs-S as a central platform in the construction of Verilog-A modules
and Equation-Defined Device models.
❑ Each of these, when coupled with established, or new compact modeling techniques like 
mixed Equation-Defined Device and Verilog-A models (VAEDD), make the current software 
a highly flexible and innovative platform for compact modeling and circuit simulation. 
❑ Future improvements to the Qucs software indicate that by merging device parameter 
measurements with circuit simulation for device parameter extraction, and the introduction of 
EM field simulation with openEMS will significantly extend the scope of traditional circuit 
simulation.
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Software sources
❑ Qucs - Download version (Linux, Windows or Mac) as required from 
home page http://qucs.sourceforge.net/ .
❑ QucsStudio - Download Windows version QucsStudio-3.3.2.zip from
http://www.dd6um.darc.de/QucsStudio/download.html.
❑ Qucs-S (Qucs with SPICE) - Download – version (Linux or 
Windows) as required from home page https://ra3xdh.github.io/ . 
❑ Xyce - Download - version (Linux, Windows) as required from home 
page https://xyce.sandia.gov/ .
